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ABSTRACT 
In the resent years, there is a trend of reducing the supply voltage of integrated 
circuits (ICs) due to the decrease in the feature size of complementary metal-oxide-
semiconductor (CMOS) process. Reducing the supply voltage is required for reliability issue 
in advanced CMOS process. Nevertheless, it can also reduce power dissipation. However, 
conventional analog circuits have difficulties to function at supply voltage less than 1.5V. In 
this work, two sample-and-hold (S/H) circuits, which represent one of the most common 
analog circuit building blocks used in data-acquisition systems, are proposed for low voltage 
operation. 
The emphasis of the first S/H circuit is on the elimination of switches that need to 
pass a mid-range input voltage. Furthermore, the compensation capacitor used in the 
amplifier is also used as the capacitor for hold mode operation. As a result, it provides a 
potential advantage of minimizing circuit area. 
The second S/H circuit is a modification of the previous proposed S/H [ 15]. Similar 
to the previous work, this S/H circuit uses a current source at the input stage of an amplifier 
to bias its input voltage near the negative rail. However, a gain compensation technique is 
proposed to compensate the gain error of the amplifier so that the S/H circuit with high 
resolution can be achieved. 
1 
CHAPTER 1 INTRODUCTION 
1.1 Low-voltage Low-power Integrated Circuit Design 
The low-voltage low-power IC design becomes more popular, as it is used in a lot of 
portable equipments, such as wireless systems, laptop computers, portable radios, portable 
televisions, personal organizers, global positioning systems, peacemakers, etc. Some of them 
are powered by batteries. If low-voltage low-power I Cs are used, the battery life of the 
devices can be prolonged. 
In order to reduce the size of the devices to make them portable, a more compact 
design is preferred. Therefore, integrating both analog and digital circuits on a single chip is 
very desirable to reduce printed circuit board (PCB) area as well as cost. As most of the 
digital circuits can operate below 1 V, designing low-voltage analog circuits to operate at the 
same supply voltage can reduce the total production cost and die size by taking away the DC-
DC converter which is needed to change the power supply voltage internally in the IC. 
As mentioned in the abstract, the feature size of CMOS becomes smaller because of 
the necessity for more dense integration. Moreover, shorter channel length and thinner gate 
oxide cause the electric field in a transistor become stronger. As a result, the supply voltage 
has to be scaled down in order to maintain the reliability of the circuit, and otherwise there 
will be a reliability issue. 
However, to operate analog circuits in low supply voltage, there are mainly three 
challenges. First the headroom is reduced. Although the feature size of the transistor is 
reduced, the threshold voltage of a CMOS does not decrease at the same rate as the supply 
voltage. Under low-voltage operation, the supply voltage of a voltage amplifier can be 
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minimized to Vt+2V dssat if a conventional differential pair input stage is used, shown in figure 
1.1. However, a cascade structure with 3 to 4 transistors cascading together can hardly be 
used in the circuit because of the limited signal swing. A cascade of a number of gain stages 
are always used to increase the gain of the amplifier but cascading a number of gain stages 
can limit the bandwidth, and thus the speed of the circuit. 
Vdd 
Vbias~ 
Figure 1.1 A conventional PMOS differential input stage. 
Second, designing switched-capacitor (SC) circuits in low supply voltage is difficult 
since switches are always needed a gate voltage of larger than Vt to be turned on. If a switch 
is required to pass any voltages in the mid-range of the power supply, the power supply 
needs to be set to at least 2Vt. which is not preferred for very low-voltage circuit operation. 
In other words, at very low supply voltage, the overdrive voltages of switches are reduced 
and mid-range voltages cannot be passed through a switch. 
Third, in low-voltage operation, the effective signal level is reduced. To maintain the 
same dynamic range as high-voltage operation, the overall noise, and or mismatch errors has 
to be reduced, thus a large device is required. However, this leads to the increase in parasitic 
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capacitance, and hence compensation may be needed through more current and higher power 
consumption. 
1.2 Overview of low-voltage switched-capacitor circuit 
techniques 
As mentioned above, there are many challenges in designing low-voltage analog 
circuits. Circuit designers have thought of several ways to solve these problems, for example 
on-chip voltage multiplier and lower threshold voltage process. 
A voltage multiplier can be realized by a DC-DC converter or a bootstrapped circuit 
can be used to generate an on-chip auxiliary power supply for the analog circuit, such that 
most of the low-voltage design problems can be solved. However, circuits operating at higher 
supply voltage are still at risk of circuit breakdown due to the strong electric field between 
gates and channels as well as between sources and drains in advanced CMOS process. 
Another solution is to use a lower threshold voltage process. Using a lower threshold 
voltage process can solve the design headroom and switching problems. However, if the 
threshold voltage is too low, there will be a sub-threshold current flowing from drain to 
source of a transistor which can increase the static power consumption of the logic gates to 
an unacceptable level. As a result, an expensive special technology is used to have multi-
threshold voltages and its low threshold voltage transistors can be used for analog circuit 
designs. Nevertheless, the manufactory cost increases significantly because more masks are 
required. 
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Designers have developed several circuit techniques to operate analog circuits in low 
supply voltage without using the expensive low threshold voltage process, for example using 
sub-threshold techniques, bulk-driven techniques [8] and floating-gate techniques [11]. 
Sub-threshold region operation technique is to operate a MOSFET in sub-threshold 
region such that Vas < Vt. In this region, los is given in (1.1) where q, k, V tn and T are 
electronic charge, Boltzman constant, threshold voltage of n-transistor and temperature in 
Kevin respectively. Parameter n is the sub-threshold slope factor, which usually lies between 
1.2 and 2. 
1 = 2K'W (nkTJ 2 ex (q(VGs -V111 )) 
Ds L qe p nkT (1.1) 
Using this technique, the Vossat can be less than l00mV which gives larger voltage 
swing even under low-voltage operation. However, there are some limitations to this 
technique. First, the frequency response of the device is poor due to smaller gm. Second, 
since 10 is relatively small in this region of operation, the drain and source substrate leakage 
currents are comparatively larger [2]. 
Bulk-driven technique is to bias the MOSFET in saturation region so that there is a 
continuous drain current. An input signal is applied to its bulk terminal. Signal is then 
applied to the bulk terminal. The channel width is modulated according to the applied bias 
voltage at the bulk of the MOSFET. Thus the bulk-driven MOSFET operates as a depletion 
type device; it can work with negative, zero or slightly positive bias voltages and no more Vt 
limitation exists. 
The disadvantages of this technique are smaller gm when compared to conventional 
gate driven techniques. It also has potential of latching up. In addition, the frequency 
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response will be lower than gate driven techniques due to the parasitic capacitance at the bulk 
[2]. 
In floating-gate technique, a multi-input floating-gate MOSFET is used for realizing 
analog circuit. For a two-input floating-gate MOSFET, a higher de voltage is applied to one 
of the gates of the MOSFET and signal is applied to the other gate. A new Vt value is 
resulted which can be adjusted by the floating-gate voltage. 
The disadvantages of this technique are that the output impedance of the floating-gate 
MOSFET is lower, and it requires additional processing steps to fabricate the floating-gate 
which can increase the manufactory cost [2]. 
Although using the above circuit techniques, a lot of analog circuits such as 
amplifiers, resistance-capacitance (RC) filters can be realized, designing SC circuits is still a 
challenge because of the limited overdrive voltage of the switches. Thus switches that passed 
mid-range voltage signal must be avoided. 
On-chip clock multipliers were developed to generate a higher voltage clock signal to 
turn the switches fully on and off. However, similar to the voltage multiplier technique, it 
may suffer gate oxide breakdown problem. 
Switched-operational amplifier technique [3], [ 4], [5], [I 7] is an efficient way to 
solve the switching problem because it can realize most of the SC circuits at low-voltage 
operation. It has been applied to design filters, analog-to-digital converters (ADCs), etc. This 
technique also avoids the use of critical switches to pass mid-range voltage signal. By turning 
the operational amplifier ( opamp) on and off, a capacitive load with one end connected to the 
input of the next opamp can be driven effectively. However, there exist some limitations in 
this technique. First, a critical switch connected to the system at the front-end cannot usually 
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be avoided that may limit the input signal range if it is not designed properly. Second, there 
may be slew rate issue in switched-opamp techniques because the output of a switched-
opamp always has to swing to the rail of the supply voltage during one of the clock phase. 
Third, its maximum sampling time can be limited by the turn-on time of the opamp. Fourth, 
the output is only available on one clock phase. If a continuous time signal is needed at the 
output such as passing the output signal of the switched-opamp to an analog low pass filter, 
the return-to-zero output waveform can cause a gain loss in a factor of two. Fifth, there is an 
increase in distortion due to the slew rate limit and glitches. 
Although a lot of low-voltage circuit techniques have been discussed above, which 
techniques to use is usually dependent upon the applications of the circuits. Nevertheless, 
S/H circuits are required in many systems. In this work, two low-voltage S/H circuits are 
proposed. They avoid the use of wide input common-mode voltage range opamps and the 
critical switches. 
1.3 Low-voltage sample and hold circuit 
S/H circuit is one of the important building blocks in the data-acquisition system 
which is usually put in front of an ADC, such as SC pipelined ADC, successive 
approximation ADC and time interleaved ADC, etc. It can reduce distortion due to nonlinear 
input capacitances and comparator effects of the ADC, so a high speed and high resolution 
S/H circuit is necessary for building high performance data converters. S/H circuits are 
usually built using SC techniques. In the following chapters, two S/H circuits are built to 
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achieve low-voltage operations. For the remaining of this chapter, characterization of S/H 
circuits and some existing low-voltage S/H techniques will be discussed. 
1.4 Characterization of sample and hold circuits 
There are linear and nonlinear effects which can limit the performance of S/H circuits, 
for example: charge injection, clock feed-through, offset error, gain error and noise. Some 
specifications are used to characterize the performance of S/H circuits, such as supply 
voltage, power dissipation, output loading, total harmonic distortion, settling time, 
acquisition time, droop rate and slew rate. 
1.4.1 Total harmonic distortion 
If a sinusoidal waveform is applied to a nonlinear system, its output waveform will 
contain frequency components at harmonics of the input waveform. The total harmonic 
distortion (THO) of a signal is defined to be the ratio of the total power of the second and 
higher harmonic components to the power of the fundamental for that signal in the unit of dB. 
Formula (1.2) shows the definition of THO, where Vris the amplitude of the fundamental 
and Vhi is the amplitude of the ith harmonic component. Sometimes, THO is presented as a 
percentage value as given in (1.3). 
(1.2) 
(1.3) 
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One difficulty for THD measurement is when the hannonic components fall in the 
stop band of the system. In this case, intermodulation test is used to measure the system 
linearity [13]. 
1.4.2 Acquisition time 
Acquisition time of a system is defined to be the time difference between the time a 
command is given and the time that the system responded to it. In a S/H circuit, an 
acquisition time is defined to be the time difference from giving the "track" command until 
the output signal tracks the input signal. The acquisition time can also measure the maximum 
applicable sampling frequency of the S/H circuit [14]. 
1.4.3 Droop rate 
When S/H circuit is at hold mode, the output signal is stored at the output capacitor. 
The input bias current of the amplifier as well as the switch leakage currents can discharge 
the hold capacitor resulting in a droop of voltage across the capacitor. The total droop rate 
within the conversion time needs to be small such that it will not change the accuracy of the 
whole system. The formula (1.4) shows the droop rate (Vdroop) in a unit ofmV/µs with 
respect to the total leakage current (l1eakage), hold capacitance (Chold) and the conversion time 
(Tconverstion), If the droop rate is too high, a larger holding capacitor can be used to lower it 
[14]. 
/leakage T 
Vdroop = conversion 
hold 
(1.4) 
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1.4.4 Aperture time 
The aperture time is the delay time from the time when the hold command is given 
until the sampling switch is actually turned off, this is caused by the signal dependent delays 
and signal dependent switch turn-off time. Figure 1.2 explains the details of the signal 
dependent sampling moment. 
Amplitude 
Time 
Figure 1.2 Signal dependent sampling time 
Assume the switching from sample to hold mode occurs when the input signal is 
equal to the clock voltage. As the clock waveform Vc1ock has finite rise and fall time, it can be 
seen from figure 1.2 that the sampling moment at each time can be different as ~t. 
Differences in aperture time are usually called aperture time uncertainty. Variations in the 
aperture time will cause distortion and limit the maximum sampling frequency. 
This problem can be solved by bootstrapping the switch control signal with the input 
signal such that switches can always be controlled at equidistant time intervals. Another 
solution is to change the circuit design so that the switches are always activated at a fixed 
bias point which is preferably at ground level [14]. 
1.5 Overview of low-voltage sample and hold circuit 
Figure 1.3 shows the previous proposed low-voltage S/H architecture [15] that avoids 
the use of wide input common-mode stage and critical switches. 
R 
01 C 
rs;~r--1--
vx S2 ~2 
R 01 
Sl 
Vo 
Vx 
Figure 1.3 Old S/H circuit 
Figure 1.4 shows how the circuit overcomes the obstacles of wide input common-
mode range in low-voltage operation. A current source (Il) is added at the negative input of 
the voltage amplifier and a bias voltage (Vx) is set at the positive input of the voltage 
amplifier to bias the input nodes into certain voltage, so that the output swing can be 
maximized even under low-voltage operation. 
11 
Rn Rf 
Vx 
Figure 1.4 Low-voltage inverting amplifier with current source at the input 
To bias the output quiescent point at V0 o/2 to maximize the output swing, 11 has to 
be set as given in (1.5). 
(1.5) 
To realize 11, a NMOS is usually used and thus Vx has to be set greater than Vossat• 
Then the power supply voltage can be set to Vt+ 3V ossat, if conventional differential pair input 
stage is used. lfno current source is added, a power supply of 2(Vt+2Vossat), which is almost 
doubled, has to be used. 
By looking back at figure 1.3 again, there are three switches: S1, S2 and S3. All of 
them has either the drain or source terminal connected to the potential ofVx which is only 
V ossat from ground. Since only current signals are pa~sing through these switches, low-
voltage operations can be achieved by avoiding passing mid-range voltage signals. 
To see the AC response of the S/H circuit, we ignore the current source at the input of 
the S/H circuit again, assume that resistors are perfectly matched and the circuit is offset free, 
the S/H circuit can be simplified as shown in figure 1.5. 
Vi 
12 
R 
?- C 
-=-- -1-----ll-
2 
01 R 
Vio----JVVv-----_,,.- --~ 
Vo 
Figure 1.5 Old S/H circuit without the input bias current source 
R C 
-Ve+ 
R 
Vo A 
-=-
a) track mode b) hold mode 
Figure 1.6 Old S/H circuit at a) track mode and b) hold mode 
Vo 
During sample mode, 01 is on and 02 is off as shown in figure 1.6a). The output 
voltage response (V 001 ) of the circuit is shown in equation (1.6). A is the gain of the opamp, 
notice that it is a function that decreases with frequency. Vi is the input voltage signal of the 
opamp. 
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(1.6) 
During the hold mode, 01 is off and 02 is on as shown in figure 1.6b ). The output 
voltage response (V 002) of the circuit can be determined as shown in equation ( 1. 7) for low 
input frequencies such that the amplifier gain A is constant for both sample and hold mode. 
Thus, the total gain error due to finite gain is around 3/ A at hold mode assuming that there is 
no other offset or matching errors. 
[ Vi l VO<l>2 =- --3-1+-
A 
(1.7) 
Although this circuit has effectively realized a S/H circuit without the need of wide 
input common-mode voltage range opamp and critical switches, there is still plenty of room 
for improvement. First a separate circuit has to be used to generate the input common-mode 
bias circuit such that the operating condition will not change for temperature and process 
variations. With the use oftransimpedance amplifier (TIA) as in the first proposed S/H 
circuit, the input common-mode bias circuit can be taken away. 
Second, the gain error of the S/H circuit which is inversely proportional to the 
amplifier gain, can be further improved to be inversely proportional to the square of the 
amplifier gain after proper circuit design as demonstrated in the second proposed S/H circuit. 
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1.6 Thesis Organization 
This thesis is divided into four chapters. The first chapter presents the motivation of 
this project, and gives an overview to low-voltage low-power S/H circuits and its 
characterizations. The second chapter shows and explains the schematics and simulation 
results of the first proposed S/H circuit using TIA. The third chapter shows and explains the 
schematics and simulation results of the second proposed S/H circuit with gain compensation 
technique. The fourth chapter gives a summary and comparison between the two S/H circuits 
and suggests some future work for further research. 
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CHAPTER 2 DESIGN OF 1.5V SAMPLE AND HOLD 
STRUCTURE USING TRANSIMPEDANCE AMPLIFIER 
2.1 Low-voltage transimpedance sample and hold circuit 
In the literature [15] mentioned in chapter one, an input common-mode bias circuit is 
introduced at the input of the amplifier to allow amplifier with conventional differential pair 
input stage to operate with wide output swing. 
In this work, transimpedance amplifier (TIA), with current input and voltage output, 
is used instead of voltage amplifier. No input common-mode bias circuit is needed because 
of the low input impedance of a TIA that can generate the required biasing current through a 
resistor that is connected to a reference voltage. Figure 2.1 shows the input stage of the TIA, 
its input impedance is approximately equal to 1/(gm11gm12rcts9) n. 
I-
Vdd Vdd 
M9 ~bp M3 
Vss Vss 
Figure 2.1 
Vdd Vdd 
4 Vbp~ M10 
Vss 
Input stage of TIA 
Vss 
I+ 
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However, due to the low input impedance of TIA, the switching scheme as shown in 
figure 1.4 cannot be used. The hold capacitor cannot be connected to the input terminal of the 
TIA at hold mode otherwise all the charges stores in the capacitor will be discharged rapidly. 
To solve this problem, a new switching scheme is introduced such that no charges in the hold 
capacitor are being discharged, in additions, no critical switches are used. 
Vi 
R2 
2R 
R1 
~-----+ 
R3 
2R 
Cc 
Figure 2.2 Inverting configuration of TIA. 
Vo 
At the sample mode, the TIA is in inverting configuration as shown in figure 2.2. 
Resistors are used to determine the closed loop gain of the amplifier. Moreover, they are put 
at the input terminals of the TIA to convert the input voltage signals into input current signals. 
In this case, R2 and R3 are equal to two times ofRl for unity gain feedback and to 
have the same amount of input current at the input terminals. At the same time, the 
compensation capacitor Cc in the TIA samples the input signal. Notice that the voltage across 
Cc is not equal to the input voltage. The closed loop response of the TIA in inverting 
configuration with respect to resistance (R) and TIA gain (H) is given in (2.1 ). 
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(2.1) 
At the hold mode, Cc is acted like the holding capacitor for holding the output voltage. 
The details and the advantages of the design will be discussed in section 2.3. 
2.2 Low-voltage transimpedance amplifier 
The S/H circuit is targeted to have third harmonic distortion (THD) less than 
-60dB for a lOOkHz input frequency with 1MHz sampling :frequency. It is found that the S/H 
circuit has to be at least 10-bit resolution. This implies that the total voltage error of the S/H 
circuit has to be less than 480µ V for an output swing of 1.2V. These are under the 
assumption that all of the errors are coming from the gain errors. The gain of the TIA is 
calculated to be at least larger than 1 OMV/ A assumed that the value of the input resistors are 
1 Ok and the gain bandwidth is 10MHz. 
The 1 OkQ input resistors are chosen according to two reasons: First, they cannot be 
too big otherwise it will decrease the total open loop voltage gain of the amplifier. Second, 
they cannot be too small otherwise there will be too much current flowing into the TIA and 
increase the power consumption of the whole circuit. Also it may decrease the speed by 
moving all the poles in the amplifier to a lower :frequency range since bigger transistors with 
larger parasitic capacitances are needed to maintain the same output swing. 
At low-voltage operation, cascode of 3 to 4 transistors can hardly be realized because 
oflimited voltage headroom. To build the TIA with gain up to lOMV/A, a two-stage TIA is 
used. Figure 2.3 shows the schematic of the single-ended two-stage TIA. The drain currents 
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of Ml and M2 are determined by the speed criteria which are the gain bandwidth, slew rate 
limit and the settling time. Then the sizes of Ml and M2 are determined by the output voltage 
swing. At this point, the gain of the second stage is known, gain of the first stage can be 
determined. The total gain (H) of the TIA is calculated as given in (2.2). 
Vdd Vdd 
I-
Vss Vss 
Figure 2.3 
fl= rds4 * gmlrdsl 
Vdd Vdd 
Vss Vss 
Schematic of a TIA 
Vdd 
Re Cc 
I+ 
Vbn~ 
(2.2) 
Vss 
Since M3 and M4 are the two critical transistors that determine the gain of the first 
stage of the TIA, they are sized with the channel length (L) equal to 8µm in order to reduce 
the channel length modulation, which can reduce their output impedance. 
Finally, compensation capacitors and resistors are added to stabilize the TIA. 
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2.3 Low-voltage sample and hold circuit 
As mentioned in the introduction, the main challenge of low-voltage SC circuit is the 
existence of critical switches which cannot be fully turned on when passing voltage at the 
mid-range of the power supply. In this S/H circuit, compensation capacitor will be utilized as 
holding capacitor. Thus location of switches has to be carefully designed so that no critical 
switches are used. In figure 2.4, switches S 1 and S2, are added in the TIA to realize the S/H 
operations. 
Vdd Vdd Vdd Vdd Vdd 
l_ 
Vdd Re Cc Vo 
I+ 
Figure 2.4 Switches added to the TIA to realize the S/H circuit. 
Switch S 1 is put between the first stage and second stage of the TIA. When the switch 
is closed at the sample mode, the S/H circuit is acting as an inverting amplifier that samples 
the input signals. Charges are stored at the compensation capacitors of the TIA at the second 
stage. When the switch is opened at the hold mode, the first stage of the TIA is isolated from 
its second stage; the compensation capacitors are continuously holding the sampled input 
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voltages for the whole period of time. Ml is acted as a common-source amplifier to generate 
the output signal. 
Another switch S2 is added into the TIA to reduce the spike generated at the drain of 
M4 and M7 due to the high impedance node at the drain ofM4 that can swing to the supply 
voltages when the second stage is disconnected from the first stage during hold mode. 
Notice that both switches are not critical switch because they are realized using n-
channel transistors and the voltages at drain and source are approximately equal to V 0 0 -V sG. 
Since Ml and M3 are PMOSs which have larger threshold voltage than the NMOS switches 
(S 1 and S2), this ensures that S 1 and S2 will have sufficient overdrive voltage. The minimum 
supply voltage of the S/H is equal to V tp+Vsosat+2Vossat V tp+3Vossat. 
There are three advantages of using this S/H circuit. First it contains less capacitance 
and die area because compensation capacitor (Cc) is also utilized as the capacitor for holding 
the charge and hence, the output voltage. Second, only resistors are used to construct the 
closed loop gain without series switches in series of the resistors. Third, due to the use of two 
switches in this S/H circuit, only simple clock phases are necessary in this S/H circuit. This 
can greatly reduce the size of the clock generator. 
The disadvantage is that switch S 1 may have some amount of charges injected to the 
compensation capacitor when it is turned off. This can reduce the resolution of the S/H 
circuit by introducing the nonlinearity errors although the voltage swing at the drain ofM4 is 
usually not very large due to the gain of the second stage. A dummy can be added to reduce 
the charge injection. Another disadvantage is that switch S 1 has its drain and source 
terminals connected to a slight signal dependent node which can lead to aperture time 
uncertainty and introduce more nonlinearity into the results. 
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2.4 Common mode feedback circuit 
In order to reduce the common-mode substrate noise as well as switching noise from 
the switches, fully differential TIA is used to build the S/H circuit. Figure 2.5 shows the 
schematic of the fully differential TIA. 
Vdd 
Vo-
Vss 
Vdd Vdd Vdd Vdd 
j_ l_ 
I- I+ 
Vss Vss Vss Vss 
Figure 2.5 Schematic of a fully differential TIA 
R1 Vo+ ...,...__,111.11,....---, 
2R 
R2 
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2R 
Figure 2.6 
Vdd Vdd 
Common-mode feedback circuit 
Vdd 
Vo+ 
Vss 
However, a common-mode feedback (CMFB) circuit is required to keep the output 
common-mode voltage immovable at the quiescent voltage. The CMFB circuit shown in 
figure 2.6 is designed almost the same as the input stage of the TIA. Since the common-mode 
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loop and the differential loop have the poles and zeros located almost at the same locations, 
the CMFB loop can be stabilized using the same compensation resistors and capacitors for 
both differential and common-mode paths [23]. 
In the CMFB circuit, the common-mode voltage of the two differential output signals 
is determined by the two resistors at the input of the CMFB circuit. This common- mode 
voltage is compared with the desired output common-mode voltage Vref and a proper 
voltage V cntl is generated to adjust the output common-mode voltage to its desired value. As 
the output-common voltage of this S/H circuit does not change significantly, a CMFB circuit 
with smaller gain can be used. 
2.5 Simulation results 
In this section, the simulation results of the proposed S/H circuit are discussed. The 
S/H circuit is designed using l.5µm CMOS process with Vtp of-IV and Vtn of0.6V. The 
resistors are realized using polysilicon with sheet resistance of around 28illsquare. The 
circuit is operated at a power supply of 1.5V. The S/H circuit has an active area of 
approximately 0.8 x 0.8mm2• 
The total power dissipation including all the biasing currents is less than 2. lm W. The 
worst case settling time for the input voltage swinging from the minimum to maximum, 
shown in figure 2. 7 is 800ns. The S/H circuit is designed to swing l .8V p-p differentially. 
Figure 2.8 shows the transient response of the S/H circuit. The output signal is able to 
settle for both sample phase and hold phase without any spikes and ringing for a sampling 
rate of 1MHz. 
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Figure 2.9 and 2.10 show the frequency spectrum of S/H circuit at sample mode and 
hold mode. The THD for the S/H circuit operated with a l.8Vp-p l00kHz input signal and a 
sampling frequency of 1MHz is -75dB during the hold mode and -78dB during the sample 
mode. Notice that these spectrum plots are generated using the output points from SPICE 
simulations that do not include any noise. As a result, the noise floors are very low. 
In this S/H circuit, it is designed to drive an external capacitive load of 20pF, the gain 
bandwidth of the TIA is limited to 2.9MHz with a phase margin of 66° as shown in figure 
2.11. The ac response of CMFB circuit is shown in figure 2.12. The gain bandwidth of the 
CMFB circuit is 1. 79MHz with a phase margin of 57°. The gain bandwidth and phase margin 
of the CMFB circuit is designed a bit slower and smaller because most of the time the output 
common mode voltage does not change dramatically. 
Finally, it is expected that if a smaller capacitive load is used, the sampling rate of 
this S/H circuit can be higher. A summary of the performance of the S/H circuit is shown in 
table 1. 
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Figure 2.7 Worst case settling time of S/H circuit 
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Figure 2.8 Transient response of S/H circuit 
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Figure 2.10 Frequency spectrum of S/H at hold mode from SPICE without noise 
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Figure 2.12 AC response of the CMFB circuit 
Technology l .5µm CMOS process (Vtp=l V and Vtn=0.6V) 
THD (Track mode) -78dB at £n = lOOkHz, f5= 1 MHz, V out= 1. 8V p-p 
THD (Hold mode) -7 SdB at £n = lOOkHz, f5= 1 MHz, V out= 1. 8V p-p 
Worst Case Settling Time < 800ns 
(0.1 % accuracy) 
Output Loading 20pF 
Slew Rate 8V/µs 
Supply Voltage 1.5V 
Power Dissipation 2.lmW 
Active Area 820x800µm2 
Table 1 Summary for the low voltage differential S/H circuit using TIA. 
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CHAPTER 3 DESIGN OF 1.2V SAMPLE AND HOLD 
CIRCUIT WITH GAIN COMPENSATION 
3.1 Proposed technique to reduce the finite gain error 
As mentioned in the introduction the gain error of the previous S/H circuit [15] is 
inversely proportional to the voltage gain as shown in equation ( 1. 7) in chapter 1. In this 
work, the gain error is inversely proportional to the square of the voltage gain by using a 
four-input opamp as shown in figure 3.1. 
Equation (3 .1) shows the output response (Vo) of the opamp. A is the voltage gain of 
the opamp. n is the transconductance ratio between the two input differential pairs of the 
opamp, which will be determined later. 
V.1 
V.2 -
A Vo 
V+2 +/ 
V+1 y 
Figure 3.1 Four-input opamp 
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Vo 
Figure 3.2 Proposed S/H circuit. 
R2 C1 
-Vc1 + 
R1 
Vi 
+ 
C2 I~c2 Vo Vo 
+ 
.... C2 I~c2 
(a) track mode -=- (b) hold mode 
Figure 3.3 Proposed S/H circuit during a) track mode and b) hold mode 
The proposed S/H circuit is shown in figure 3.2, its sample and hold mode operations 
are shown in figure 3.3 where Rl = R2 =Rand Al= A2 =A.During the sample mode 
where 01 is on and 02 is off, the voltages across capacitor Cl and C2 are given in (3.2) and 
(3.3). 
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(3.2) 
(3.3) 
During the hold mode where 01 is off and 02 is on, the output response (V 002) of the 
circuit is shown in (3.4) where V-102, V+102. V-202, and V+202 are the four inputs of the opamp. 
nVi 
= -A V_1,2 + ( 2) 
Al+-
A 
Substitute (3.5) into (3.4) 
( 1) Vi ( n) V. 1+- =--- 1+-0'2 A 2 A 
1+-
A 
(3.4) 
(3.5) 
n 1+-
u.- A =-yz 3 2 
1+-+-
A A2 
=-Vi A 2 +nA 
A 2 +3A+2 
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Now, if we set n = 3, the gain error can be minimized to only inversely proportional 
to the voltage gain as shown in (3.6) assuming that gain error is the only error in the circuit. 
[ Vi l Va<1>2 =- l+ 2 
A 2 +3A 
(3.6) 
In reality, there can be temperature and process variations that cause resistors 
mismatches and transistors mismatch in the circuit. Furthermore, the amplifier gain at the 
sample mode and the hold mode can be different, especially at high frequency. Thus, 
equation (3.6) may not hold and a larger gain error can be expected. Define e as the resistor 
mismatch error, e as the gain mismatch error. Assume that R2 = eRl = eR, A2 = eAl = eA 
where e > 0, e > 0 and n 3. Again during sample mode: 
During hold mode: 
n 1+-
A+n 
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(3.7) 
Thus in equation (3.7), the second term at the denominator becomes the gain error of 
the circuit. Assume A= l000VN, ideally, s = e = 1 and n = 3, then the gain error will be 
-l 14d.B. To find the major non-ideality, certain amounts of errors are added to each 
parameter. Assumes= 0.99 and all the other parameters remain unchanged, the gain error 
will be -40d.B; assume e = 0.5 and all the other parameters remain unchanged, the gain error 
will be -60dB; assume n = 2.97 and all the other parameters remain unchanged, the gain error 
will be -90dB. From the above calculations, it shows that the resistor mismatch error and 
gain mismatch error are the major factors that affect the gain error of the S/H circuit. 
3.2 Low-voltage operation 
To have the proposed S/H circuit operate at low-voltage, similar input bias technique 
is used as discussed in [15]. A current source is added at the input terminal of the opamp to 
bias it near the negative rail of the power supply as shown in figure 3.4, then the output 
swing can be maximized. 
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Figure 3.4 The proposed S/H at low-voltage operation 
3.3 Voltage amplifier 
A two-stage folded-cascode structure as shown in figure 3.5 is used to realize the 
voltage amplifier because of its relatively high gain. A PMOS differential input stage (DPl) 
is used to bias its input common-mode voltage to Vss + Vossat• The total gain (A) of the 
voltage amplifier can be written as: 
(3.8) 
Vdd 
DP1 
33 
Vdd Vdd 
Vdd 
~V- M7 MS 
C 
Vdd Vdd 
40k 5001 
5001 
Vss Vss 
Figure 3.5 Two-stage folded-cascode voltage amplifier 
o+ 
To stabilize the opamp, compensation capacitors and resistors are added to generate 
zeros to cancel out the non-dominant poles. In this circuit, a zero is generated by Re, Cc, and 
by M7, M8, C. To optimize the opamp, Cc and C are set to 500fF to maximize the speed of 
the opamp. 
The current at the output stage is set to 400µA so that it can drive a 20pF capacitive 
load without any slew rate limitation. Finally, the tail current is adjusted to optimize the gain 
of the opamp to have a phase margin 65°. Attention must be paid at the gain margin. It has to 
be at least -5dB otherwise there will be a stability problem. 
To build a four-input opamp, one more differential input stage (DP2) is added to the 
folded-cascode opamp as shown in figure 3.6 with the ratio of the tail currents between two 
differential input stages DP2 and DPl is set to 3 and the sizes of M 15 and M 16 are 3 times 
larger than the sizes of M12 and M 13 in order to fulfill (3.6). 
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vu vu vu vu 
Figure 3.6 Schematic of a four-input opamp 
No extra compensation is needed for the four-input voltage amplifier because there is 
never a closed loop path formed by DP2. 
3.4 Charge sharing 
Ignoring the input current bias again and looking at figure 3.7, it can be found that 
there is a charge sharing problem at the input terminal of the opamp when the S/H circuit is 
switching from sample mode to hold mode. 
At the sample mode, C2 is charged up with the input voltage. The parasitic capacitor 
Cp of the input differential pair at V_2 is discharged due to the zero voltage potential across it. 
At the hold mode, C2 is connected to the negative input V_2 . Since the parasitic capacitor Cp 
is at zero potential, there will be a charge sharing between Cp and C2. This charge sharing 
problem can lead to the failure of the gain compensation technique. 
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Figure 3.7 Charge sharing problem of S/H circuit 
To solve this problem, a replica differential input stage (DP3) is added as shown in 
figure 3.8. The new switching scheme is shown in figure 3.9. 
Vdd Vdd Vdd 
Vb1~ Vb2~ Vbp~ 
DP3 DP2 DPl 
~Vx Vi2+~ M15 ~Vi2-Vi1+~ M12 f---ovi1• 
B 
Figure 3.8 The S/H circuit with replica differential input stage 
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Figure 3.9 Switching scheme of S/H circuit without charge sharing problem 
During the sample mode, DP3 is turned on to keep the quiescent current at the 
required level. C2 and the parasitic capacitor Cp at the input ofDP2, which is disconnected to 
the source terminal ofM7 and MS, is charged up together with the input signal. During the 
hold mode, DP3 is disconnected to the source terminal ofM7 and MS. DP2 is then turned on 
to generate a hold voltage at the output. 
Here comes the most difficult part of the circuit design, how should the differential 
pairs be turned on or off? A proper design of switching is very important because an 
improper design can cause big unwanted spikes at the output signal which can greatly 
degrade the performance of the S/H circuit. Four switching methods as shown in figure 3.10 
have been considered where S and Sb are the control signal and its complement for turning 
on and off the differential pairs. 
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Figure 3.10 Four different switching methods 
Since the aim of switching method is to cut off the current of the differential pair 
flowing into nodes A and B, methods shown in figure 3.l0(a) and 3.lO(b) are based on the 
technique of inserting switches in series with the tail current (Ml 7) or differential pair (M18 
and M19) to cut off the current path. However as the differential pair is in low-voltage 
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operation, both of them are suffered from headroom problem and cannot operate at 1.2V 
power supply. 
Figure 3 .10( c) shows a switch which tum on and cut off the input signal by 
controlling the gm of the differential pair, the quiescent current level is still maintained at the 
differential pair when input signal is cut off, thus no common-mode spikes are generated at 
the output. This is preferable since the output common-mode voltage of the opamp will not 
change. The details are discussed as follow: 
When the differential pair is cut off, switch M21 is off with high impedance R, the 
total transconductance (G) at points A and Bis given as in (3.9). 
(3.9) 
When the differential pair is on, switch M21 is on with low impedance Reis, the total 
transconductance (G) at points A and Bis as shown in (3.10). 
(3.10) 
for 
In this case, Reis has to be low enough to maintain high conductance so M21 needs to 
be big too. However, if M21 is made too big, its parasitic capacitors can cause stability 
problem and spikes can generate. Unfortunately, in this design, M21 does not provide enough 
conductance for some process comers when it is turned on unless a higher supply voltage is 
used. 
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In figure 3 .10( d), switch M20 is inserted at the gate terminal of the tail current to tum 
it on or off. Although it does not have any headroom problem and provides a fast and direct 
way to tum the tail current on or off, some big differential mode spikes are generated at the 
outputs of the opamp when switching from the hold mode to sample mode. These spikes are 
generated when both DP2 and DP3 are both turned on due to the overlapping between clock 
signals at the transition point when DP2 and DP3 are turned on and off, respectively and vice 
versa. Since at this moment they are both on, extra large amounts of common-mode current 
are flowing into points A and B that can cause large spikes at the outputs. A non-overlapping 
clock has been tried but the results are not satisfied too. Spikes still exist. Thus non-
overlapping clock is not used here. 
Vdd Vdd 
So~ M21 
Vss 
Figure 3.11 Switching method that controlled the differential pairs DP2 and DP3 
Figure 3 .11 shows another switching method which is similar to figure 3 .10( d). When 
S is switched off, there is no drain current at M20, the gate-source voltage of M20 and Ml 7 
will be around zero such that DP3 is turned off. This circuit is more preferred than figure 
3.lO(d) because of its smaller spikes. The diode connected transistor M20 is acted as a low 
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pass filter to filter out some of the current spikes. Thus it decreases the spikes amplitude and 
smoothes the transition between modes. 
3.5 Offset cancellation property in the proposed technique 
Offset is one of the sources of errors that can reduce the resolution of the S/H circuit. 
It is mainly caused by the mismatches in input differential pair due to process variation, for 
example, threshold voltage mismatch. 
Looking at the sample and hold mode S/H circuit again with the offset voltage Vos 
included as shown in figure 3.12. Vos represented the offset in DPl and DP2. Assuming the 
voltage gain A is infinite and all the resistors are perfectly matched. (3 .11) shows that the 
offset voltage can be cancelled out at the hold mode under the assumption that offset are the 
same at the sample mode and hold mode. 
R C1 
-Vc1 + 
R 
Vi 
+ 
Vo c2Ivc2 + + Vos 
c1 I ~c1 
>-9----0 Vo 
a) track mode b) hold mode 
Figure 3.12 S/H circuit with offset voltage at a) track mode and b) hold mode 
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At the sample mode when 01 is on and 02 is off, assume Vi = 0: 
Vo;1 -V-1;1 V_1,1 -VIN 
----= 
R R 
At the hold mode when 02 is on and 01 is off, as A is assumed to be infinity: 
(3.11) 
Unfortunately, the offset voltages at the sample mode and the hold mode are not the 
same due to the fact that different differential pairs are activated for different modes. As a 
result, the offset voltage cannot be cancelled. 
3.6 Output common mode feedback circuit 
Vdd Vdd Vdd Vdd 
Figure 3.13 CMFB circuit 
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As mentioned before, to minimize the common-mode noise, a fully-differential circuit 
is used. Thus a CMFB circuit is added to fix the output common mode voltage. Figure 3.13 
shows the output CMFB circuit. 
In this CMFB circuit, the output common-mode voltage is obtained by the resistors 
RI and R2. Then this output common-mode voltage is compared with the reference voltage 
Vref. A proper control voltage Yentl is generated and fed to the amplifier as a bias voltage to 
adjust the output common-mode voltage to the approximated value. Figure 3.14 shows the 
S/H circuit connected to input common-mode circuit (icmfb) and output common-mode 
feedback circuit ( ocmfb ). 
R R 
Vi- Vo+ 
01 C1 r i I -
01 Vcntl 
lcmn C2 
Vxo 
icmfb A ocmfb 
Vcntl o + 
lcmp C2 1 + 
01 
Vref 
l I 
n-1 C1 
Vi+ Vo-
R R 
Figure 3.14 Fully differential S/H circuit 
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3.7 Input common mode circuit 
As mentioned in section 3.2, to have the opamp operate at low-voltage, common-
mode current sources are put at the inputs of the differential input stage to bias its input 
voltage near the negative rail of the power supply. Figure 3.15 shows the input common-
mode circuit for this purpose. If only n-channel transistors are used to create the common-
mode currents, the input bias voltage will change with the input common-mode voltage. This 
can degrade the performance of the S/H circuit by driving the input common-mode voltage of 
the opamp out of the proper operating range. Therefore, feedback technique is used to keep 
the opamp input common-mode voltage to a constant value. 
Vdd Vdd Vdd lcmp 
Cc R 
Vbp 500f 
Vdd 
Vss Ve M36 M37 
lcmn 
Cc R 
500f 
M 39 C 
Vcntl 
Vss Vss Vss 
Figure 3.15 Input common mode circuit 
The input common-mode circuit is similar to a two stage opamp. At the output stage, 
M32 and M33 in figure 3.15 acted as a current source to draw bias currents Icmp and Icmn, 
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which are at the input node of the opamp, in order to force the input common-mode voltage 
of the opamp operate at the proper value. 
The common-mode voltage obtained at V c is compared to the reference voltage Vx at 
the input of the input common-mode circuit such that it can sink the correct amount of 
currents Icmp and Icmn at the output stage to adjust the input common-mode voltage of the 
opamp. Here resistors R have to be as large as 1 00kQ so that it does not affect the differential 
mode operation of the S/H. 
In this circuit, capacitors Cc are used to stabilize the input-common mode circuit by 
moving its dominant pole into a lower frequency location. Capacitors C are used for 
bypassing the resistors R such that the signal delay from the drain nodes ofM32 and M33 to 
node V c becomes insignificant especially at high frequency and hence, the parasitic pole due 
to Rs and the Cgs ofM42 does not affect the stability of the input common-mode circuit. 
3.8 Switching scheme to reduce clock feed-through 
Clock feed-through and charge injection are another common error in SC circuit that 
can cause nonlinearity if the error is signal dependent. This error is mainly due to unwanted 
charges at the channel and at the overlap capacitance between gate and drain or source of the 
switch transistor being injected into the circuit when the switch transistor is turned off. 
In order to reduce the clock feed-through and charge injection errors, some switches 
are turned off earlier than the others as shown in figure 3 .16 so that the error is no longer 
signal dependent. The clock signal is shown in figure 3 .1 7. 
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Figure 3.16 S/H circuit with reduced clock feed-through switching scheme 
01' 02' 01 02 01d 
Clk 
Figure 3.17 Clock generator 
Using the above switching scheme, S1 and S2 are turned off before other switches so 
that charges that added on to C1 and C2 are only from S1 and S2• Since the gate and source 
potential of S1 and S2 are always the same, the charges injected to C1 and C2 are almost 
signal independent. Thus the above switching scheme can effectively reduce the nonlinearity 
errors of the S/H circuit. 
Notice in figure 3.16 that there is an extra resistor Rl added in the circuit. At hold 
mode, the output is cut off from the input signal and switched to resistor Rl which provide an 
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input signal independent current and a relatively constant impedance to the output of the 
amplifier to reduce the gain variations of the opamp between sample mode and hold mode. 
3.9 Simulation results 
In this section, the simulation results of the S/H circuit using CADENCE as the 
simulator will be presented. Similar to the previous S/H circuit using TIA, this S/H circuit 
was designed based on l.5µm CMOS process with Vtp of-lV and Vtn of0.6V. The resistors 
are realized using polysilicon with sheet resistance of 280/square. The circuit is operated at 
power supply of 1.2V. The S/H circuit has an active area of around 1.0 x 3.0mm2• 
The total power dissipation including all the biasing currents is less than 900µ W. The 
worst case settling time shown in figure 3 .18, when the input voltage is going from the 
minimum to maximum, is less than 51 Ons. The S/H is designed to have an output swing of 
l.44Vp-p· 
Figure 3.19 shows the transient response of the S/H. By looking at the single-ended 
output of the S/H circuit, it can be easily observed that the CMFB circuit cannot settle within 
the one-half clock phase. This is because the present of a large common-mode spikes which 
are generated as explained in section 3.4 when the clock signal are overlapped at the 
transition from hold mode to sample mode. Fortunately, these common-mode spikes are 
cancelled out for fully differential structure. 
Moreover, there are a present of differential mode spikes. The source of these 
differential spikes is coming from the switch spikes of the differential pairs that do not 
appear purely as common-mode signal during sample mode. Bigger compensation capacitors 
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had been tried in order to increase the stability but the results do not improve a lot. In 
additions, the output signal can be settled within one-half clock phase, thus no action is taken 
to further reduce the spikes. 
Figure 3.20 and 3.21 show the frequency spectra of S/H circuit at the sample mode 
and the hold mode. The THD of the S/H for tn = l00kHz and fs = 1MHz with a l.44Vp-p 
input signal is -82dB during the hold mode and -7ldB during the sample mode. Again, 
circuit noise is not included in the simulations. 
In this S/H circuit, again it is designed to drive an external capacitive load of 20pF, 
the gain bandwidth of the opamp is limited to 6.8MHz with a phase margin of62° as shown 
in figure 3.22. The ac response of CMFB circuit is shown in figure 3.23. The gain bandwidth 
of the CMFB circuit is 2.7MHz with a phase margin of 73°. The gain bandwidth ofCMFB 
circuit is designed as fast as possible to reduce the common-mode variations due to the 
spikes. Finally, again it is expected that if a smaller capacitive load is used, the sampling rate 
of this S/H can be higher. A summary of the performance of the S/H circuit is shown in 
table 2. 
A smaller loading capacitor of 4pF has been used to measure the simulation results of 
the S/H circuit. The simulation results are shown on table 2. Again the same process is used. 
With a smaller capacitive load, the output signal can settle faster thus it has a better hold 
mode THD compared with the result with 20pF loading capacitance. It also shows that the 
hold mode THD is better than the sample mode THD which is consistent with the assumption 
in section 3.1. However, the hold mode THD is not as low as expected. 
48 
800m •: (VT("/Vop") - VT("/Von")) 
600m 
400m 
200m 
0.00 
-200m 
-400m 
-600m 
-800m L.......~_._._~__.__.....i....~~~~__.__....._~~~.........,__.__~~~~.........,--'--~~~~~ 
9.00u 10.0u 11.0u 12.0u 13.0u 14.0u 
time 
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Technology 1.5µm CMOS process 
(V1p=lV and Vm=0.6V) 
Supply Voltage 1.2V 
Active Area 1.0 x 3.0mni2 
Output Loading 20pF 4pF 
THD (Track mode) -72dB -72dB 
£n=100kHz, f5=lMHz, Vout=l.44Vp-p 
THD (Hold mode) -81dB -78dB 
£n =l00kHz, f5=lMHz, Vout=l.44Vp-p 
Worst Case Settling Time < 510ns <440ns 
(0.1 % accuracy) 
Slew Rate 7V/µs 9V/us 
Power Dissipation 850µW 942uW 
Table 2 Summary of the performance of the S/H using gain compensation technique 
As the gain compensation technique in this S/H circuit is mainly based on the gm ratio 
of the two input differential pairs as stated in section 3 .1, the matching between the two 
differential pairs is a very important factor to determine the resolution of the S/H circuit. 
Careful layout has to be done to maintain good matching between differential pairs and the 
bias circuit for their tail currents. 
Although the replica resistors are introduced to generate the same output loading as in 
the sample mode for the S/H circuit when the input resistors are cut off during hold mode, 
these loadings cannot be exactly the same value as the load at sample mode because the 
terminal of the replica resistors are connected to ac ground while the terminal of the input 
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resistors are connected to the sampled input signals. Therefore, it also contributes to gain 
errors between sample mode and hold mode. 
As seen in figure 3.19, common-mode spikes are presented at the output of the S/H 
circuit. They can take a much longer settling time for the output common-mode voltage to 
settle. The move of the output common-mode voltage can lead to the change in the de bias 
voltage in the whole S/H circuit which can again degrade the performance of the S/H circuit. 
3.10 Testing the sample and hold circuit 
Figure 3.24 shows the preliminary measuring results of the S/H circuit with lOMQ 
and 20pF load from the scope of the oscilloscope. The waveform looks similar as the 
simulation results, some differential spikes are presented and the differential output signal is 
able to settle within one-half clock phase at hold mode. 
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Figure 3.24 Measured transient response of S/H circuit 
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Since the output common-mode voltage takes almost the whole hold period to settle 
so when measuring the frequency spectrum of this S/H circuit, an external S/H circuit 
connected out of phase to the clock signal of the designed S/H circuit is inserted at the output 
of the tested S/H to obtain the settled output value. 
The external S/H circuit will be some commercial sample and hold circuit chip. The 
requirement of the S/H circuit chip is that it should be able to operate at higher resolution and 
the same or higher sampling frequency of the designed S/H circuit. It is not necessary to 
operate at low supply voltage. The frequency spectrum will be measured using spectrum 
analyzer. 
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CHAPTER 4 CONCLUSIONS 
4.1 Summaries and conclusions 
In this work, two S/H circuits had been presented. Figure 4.1 shows the layout of the 
two S/H circuits. 
Figure 4.1 Layout of the two S/H circuit 
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The first S/H circuit (S/Hl) is using a TIA with a resistor as the input to realize the 
voltage amplifier of the S/H. It was found to have a hold mode THD is -7 5dB with V 00 of 
1.5V, a £n of l00kHz, and a fs of 1MHz for a l.8Vp-p input signal. The power dissipation is 
2.lmW. The active die size is 820x800µm2• 
The second S/H circuit (S/H2) utilizes a two-stage amplifier with gain compensation 
technique to increase the resolution. It was found that the hold mode THD is -82dB with a 
V00 of 1.2V, a £n of 100 kHz, and a fs of 1MHz and 1.44Vp-p input signal. The power 
dissipation is 850µW. The active die size is I.0x3.0mm2. 
Based on table 1 and table 2 in chapter 2 and chapter 3, a comparison can be made 
between the two S/H circuits. First, S/Hl is almost three times smaller than S/H2. The 
reasons are the present of big resistors, input common mode circuit and extra differential 
pairs in S/H2. These extra circuitries made the circuit layout of S/H2 more complicated 
which can increase its die area. 
Second, S/Hl dissipates almost double the power of S/H2. The reasons are the higher 
power supply used in S/Hl and a larger current flow at the input stage due to the constraint of 
the size of the input resistors. 
Third, by comparing the transient response of the two S/H circuits, S/H2 generates a 
lot of spikes when it is switched between phases. This can slow down the settling time of the 
output signal. Thus only the last point of the output signal at hold mode of S/H2 carries the 
correct output voltage value. On the other hand, S/Hl can generate a very stable output signal 
which has no spikes or ringing. Thus the track-and-hold mode THD will be much lower. 
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Fourth, the output swings of the two S/H circuits with £n of l00kHz and f5 of 1MHz 
are compared in figure 4.2. The swing is the ratio of the peak to peak output voltage to the 
supply voltage of the two S/H circuits. From figure 4.2 it was found that the THD of S/H 1 at 
high output swing is not as low as S/H2. On the other hand, the THD of S/H2 at low output 
swing is not as low as S/H 1. 
In conclusions, S/Hl only contains two non-critical switches to switch between 
sample mode and hold mode. The simpler circuitry made it a smaller and more compact S/H 
circuit in size. It is more preferred if the power consumption is not the main concern. 
For the S/H2, current sources are needed to add at the opamp input terminal to pull its 
input node voltage operate near the negative rail of the power supply, such that, the opamp 
with limited input common range can still work at low voltage operation. On the other hands, 
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the switching scheme with gain compensation technique has been added to the circuit such 
that the gain error sampled during the sample mode can cancel out the gain error that exists 
during the hold mode. The simulation results prove this technique by showing that the THD 
at the sample mode is higher than that at the hold mode. Also this circuit has higher output 
signal swing. Furthermore, this S/H circuit consumes less power, it is preferred if power 
consumption and signal swing are main concerns among all other factors. 
4.2 Future works 
As it can be foreseen that the process technology will be scaled down more, the 
supply voltage of the circuit has to be further scaled down accordingly to avoid 
malfunctioning. The future work is mainly focus on developing a more compact, low-power 
and low-voltage S/H circuit. 
If the two S/H circuits can be built in a more advanced process, the power 
consumption, power supply voltage and size can be further reduced and the speed can be 
further increased. Moreover, self-cascode structure can be introduced in both the TIA and the 
opamp to improve their gain and gain bandwidth in order to improve the overall S/H circuit 
performance. In additions, the first S/H circuit using TIA can apply a smaller supply voltage, 
such as 1.2V, to save more power. 
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